LVDS Receiver Offers Selectable CMOS-Output Slew Rates

LVDS Receiver Offers Selectable CMOS-Output Slew Rates
Texas Instruments Inc.

The SN65LVDS822 FlatLink LVDS receiver exploits a modern CMOS process to deliver
several unique features. These include three selectable CMOS output slew rates, CMOS output voltage support of 1.8 V to 3.3 V, a pin out swap option, integrated differential termination (configurable), an automatic low-power mode, and deserialization modes of 4:27 and 2:27. The device integrates five low-voltage differential signal (LVDS) line receivers: four data lanes and one clock lane. The clock is internally multiplied by 7 or 14 (depending on pin MODE14), and performs sampling of LVDS data. Additionally, the device operates in either four-lane 7x mode, or two-lane 14x mode. Each input lane contains a shift register that converts serial data to parallel. A datasheet is available at

Texas Instruments Inc.
Dallas, TX

Contact Info

Company: Texas Instruments Inc.
Country: International

Suggested Articles

U.S. Commerce Department beefs up attacks on TikTok and WeChat, banning downloads at first. Eventually the bans will be total, unless some other agree

Analyst Jack Gold describes the TikTok battle as a big win for China.

Analyst Leonard Lee argues that if Nvidia can get regulatory approvals to buy Arm, the entity would be a challenge to Intel's data center dominance.…