Xilinx & IBM Double PCIe Interconnect Performance

Xilinx, Inc. reports an achievement in PCI Express Gen4 capability. Together with IBM, the two companies are first to double interconnect performance between an accelerator and CPU through the use of PCI Express Gen4 compared to the existing widely-deployed PCI Express Gen3 standard. Gen4 doubles the bandwidth between CPUs and accelerators to 16 Gbps per lane, thereby accelerating performance in demanding data center applications such as artificial intelligence and data analytics.

 

IBM and Xilinx have achieved Gen4 interoperability between Xilinx 16nm UltraScale+ devices and IBM POWER9 processors, demonstrating the first-ever PCIe Gen4 capability in a programmable device. For more information, visit http://www.xilinx.com

Free Monthly Newsletter

Compelling read? Subscribe to FierceEmbeddedTech!

The embedded tech sector runs the market’s trends. FierceEmbeddedTech subscribers rely on our suite of newsletters as their must-read source for the latest news, developments and analysis impacting their world. Sign up today to get news and updates delivered to your inbox and read on the go.

Suggested Articles

Two economic studies on expanding tech jobs to dozens of heartland places in the U.S. provoke a discussion on good work, good life.

Analysts predict 5G shipments to explode in number in 2020

Based on research by two MIT economists, Khanna’s multibillion-dollar plans foresees land-grant approach to tech education and tech hubs