Xilinx & IBM Double PCIe Interconnect Performance

Xilinx, Inc. reports an achievement in PCI Express Gen4 capability. Together with IBM, the two companies are first to double interconnect performance between an accelerator and CPU through the use of PCI Express Gen4 compared to the existing widely-deployed PCI Express Gen3 standard. Gen4 doubles the bandwidth between CPUs and accelerators to 16 Gbps per lane, thereby accelerating performance in demanding data center applications such as artificial intelligence and data analytics.

 

IBM and Xilinx have achieved Gen4 interoperability between Xilinx 16nm UltraScale+ devices and IBM POWER9 processors, demonstrating the first-ever PCIe Gen4 capability in a programmable device. For more information, visit http://www.xilinx.com

Free Monthly Newsletter

Compelling read? Subscribe to FierceEmbeddedTech!

The embedded tech sector runs the market’s trends. FierceEmbeddedTech subscribers rely on our suite of newsletters as their must-read source for the latest news, developments and analysis impacting their world. Sign up today to get news and updates delivered to your inbox and read on the go.

Suggested Articles

The technology and business issues of hybrid and electric vehicles will be open for debate at the Electric and Hybrid Vehicle Technology Expo and Battery Show…

HCC Embedded (HCC) has unveiled SafeexFAT, a failsafe RTOS-independent exFAT file system implementation for deeply embedded applications. The system is…

General Motors has decided to team with Google to integrate more of that platform’s features into future vehicle infotainment systems.