New Cadence Allegro Platform Accelerates Design of Compact, High-Performance Products Using Flex and Rigid-Flex Technologies

MUNICH -- Cadence Design Systems, Inc. introduces the Allegro 17.2-2016 portfolio, which enables a more predictable and shorter design cycle. The portfolio features comprehensive in-design inter-layer checking technology that minimizes design-check-redesign iterations and a new dynamic concurrent team design capability that accelerates product creation time by up to 50 percent. Utilizing material inlay fabrication techniques, these new capabilities can reduce material costs by up to 25 percent. In addition, embedded SigrityTM technology now ensures critical signals meet performance criteria and power integrity (PI) for PCB designers addressing power delivery and IR-drop issues efficiently, eliminating time-consuming iterations with PI experts.

The Allegro portfolio includes key advancements that minimize design iterations and lower overall cost for flex and rigid-flex designs commonly used in automotive, consumer electronics, computing, communications, mobile and wearable applications. These capabilities include:

•Rigid-Flex design enhancements that give designers the ability to specify multiple rigid and flex stack-ups in the same database. This stack-up-by-zone feature can also be used in rigid designs to create material inlay regions leveraging a mix of expensive and inexpensive materials, enabling reduction of material cost by up to 25 percent.
•Unique and comprehensive in-design inter-layer checks for flex and rigid-flex that saves manual effort and ensures all rules for advance flex designs are adhered to, avoiding many design-check-redesign iterations.
•PI for PCB designers that leverages Allegro and Sigrity technologies to provide faster, more reliable access to IR-drop analysis results, enabling PCB designers to efficiently meet power delivery network (PDN) design requirements.
•Interoperable Allegro and Sigrity technologies that provide an easy to use environment, which shortens design and verification time. This is achieved by avoiding unnecessary physical prototype iterations through improved route channel utilization using tabbed routing, new in-design backdrilling rules and efficient sharing of custom return path via structures optimized with Sigrity technology.
•New Native 3D engine that streamlines the system design process and provides improved visualization and collision detection to avoid unnecessary MCAD/ECAD iterations.

The Allegro portfolio now provides synchronous team design capability, which can shorten design time by up to 50 percent for dense designs and increase efficiency by enabling the team to design synchronously. This feature enables PCB designers to achieve maximum productivity by allowing up to five PCB designers to conduct real-time, concurrent PCB design work within the same design database, shortening time to route a dense design by up to 80 percent.

For more details, visit:
http://www.cadence.com/news/allegro172
http://www.cadence.com

Suggested Articles

Apple finishes week at all-time high on news of a tentative trade deal with China

The ultra-low-power microcontroller market is projected to grow from $4.4 billion in 2019 to $12.9 billion in 2024 for a CAGR of 24.1%.

A study conducted by AAA revealed that automatic emergency braking systems with pedestrian detection were ineffective, particularly at night.