ACAP Touted AS Revolutionary Adaptable Computing Product Category

Xilinx introduces what it’s calling a breakthrough product category called adaptive compute acceleration platform (ACAP). According to the company, the platform goes far beyond the capabilities of an FPGA. An ACAP is a highly integrated multi-core heterogeneous compute platform that can be changed at the hardware level to adapt to the needs of a wide range of applications and workloads. An ACAP's adaptability, which can be done dynamically during operation, delivers levels of performance and performance per-watt that is unmatched by CPUs or GPUs.

 

An ACAP is groomed to accelerate a broad set of applications in the big data and artificial intelligence arenas. These include: video transcoding, database, data compression, search, AI inference, genomics, machine vision, computational storage and network acceleration. Software and hardware developers will be able to design ACAP-based products for end, edge and cloud applications. The first ACAP product family, codenamed "Everest," will be developed in TSMC 7nm process technology and will tape out later this year.

Fierce AI Week

Register today for Fierce AI Week - a free virtual event | August 10-12

Advances in AI and Machine Learning are adding an unprecedented level of intelligence to everything through capabilities such as speech processing and image & facial recognition. An essential event for design engineers and AI professionals, Engineering AI sessions during Fierce AI Week explore some of the most innovative real-world applications today, the technological advances that are accelerating adoption of AI and Machine Learning, and what the future holds for this game-changing technology.

 

At its core, an ACAP has a new generation of FPGA fabric with distributed memory and hardware-programmable DSP blocks, a multicore SoC, and one or more software programmable, yet hardware adaptable, compute engines, all connected through a network on chip (NoC). An ACAP also has highly integrated programmable I/O functionality, ranging from integrated hardware programmable memory controllers, advanced SerDes technology and RF-ADC/DACs, to integrated High Bandwidth Memory (HBM) depending on the device variant. Software developers will be able to target ACAP-based systems using tools like C/C++, OpenCL and Python. An ACAP can also be programmable at the RTL level using FPGA tools.

 

ACAP has been under development for four years and there are currently more than 1,500 hardware and software engineers at Xilinx designing "ACAP and Everest."  Software tools have been delivered to key customers. "Everest" will tape out in 2018 with customer shipments in 2019.

 

"Everest" is expected to achieve 20x performance improvement on deep neural networks compared to today's latest 16nm Virtex VU9P FPGA. "Everest"-based 5G remote radio heads will have 4x the bandwidth versus the latest 16nm-based radios. A wide variety of applications across multiple markets like automotive; industrial, scientific and medical; aerospace and defense; test, measurement and emulation; audio/video and broadcast; and the consumer markets will see a significant performance increase and greater power efficiency. For further insights, visit Xilinx, Inc.

Read more on

Suggested Articles

Test automation won't fix everything, but can help, according to an automation engineer. Here are five problems to avoi to improve chances of success

Many of Nvidia’s competitors also use Arm designs, and are sure to object to the deal

COVID-19 buyers are pumping cash into PCs and monitors, not smartphones, to support work and school from home