The ARM (Advanced RISC Machine) architecture has become popular with developers of next-generation computer processors, with applications incorporating the powerful reduced instruction set continuing to grow by leaps and bounds. This week, the latest advances around ARM’s technology and ecosystem will be discussed at the ARM TechCon conference at the San Jose Convention Center in San Jose through October 10.
The exhibits, technical sessions and keynotes at this year’s ARM TechCon are indicative of the architecture’s increasing reach into a wide range of cutting-edge technologies. This includes but is not limited to mobile devices, automobiles, industrial, medical, and home surveillance.
Artificial intelligence (AI) is one hotbed area for ARM development. On Wednesday morning, Ian Bratt, Senior Director of Technology and Fellow, Machine Learning Group for ARM, will discuss the current gap between human and machine thinking in a keynote titled “Are Neural Networks a Model for the Human Brain?" Brett will discuss how close biological brain and AI compute patterns are becoming with ongoing developments in machine learning.
RELATED: Arm and TSMC build demo circuit made of chiplets and Cortex processors
Also, on Wednesday, ARM’s role in future global communications will be discussed in a keynote titled “The AI Edge.” Drew Henry, Senior Vice President and General Manager, Infrastructure Line of Business for ARM will expand on how ARM-based ecosystem solutions are transforming infrastructure from the cloud to the network edge. Henry will discuss how secure Edge AI will not only be able to cope with intensive data demands but also form a matrix for far greater global intelligence.
Several other keynotes will highlight state-of-the-art technologies. On Wednesday, Eric Gundersen, CEO of Mapbox, will share his thoughts on how precisely tuned real-time maps will enable ultra-accurate navigation data, asset tracking, geospatial positioning, and mixed reality apps. The Mapbox platform Gunderson oversees generates over 14 billion individual sensor readings each day that power 100,000 map updates on connected devices. Gundersen will demonstrate how Mapbox’s Vision technology uses Augmented Reality (AR) to bring higher intelligence to navigation applications.
Not surprisingly, autonomous vehicles are on the agenda and will be discussed in a Thursday morning keynote by Charlie Miller, Principal Autonomous Vehicle Security Architect of Cruise Automation. Miller, a known expert on the subject of hacking, will discuss how self-driving vehicles work, how they might be attacked, and how they might be ultimately secured.
ARM TechCon will also showcase a number of products and technologies from embedded systems, semiconductor, and EDA vendors in exhibits and technical sessions.
Green Hills Software (Booth 1027) will hold a Wednesday technical session titled “Concurrent SoC and Software Development & Verification of Critical Systems.” The company will also present with Arilou Technologies to demo a vehicle network security controller employing intrusion detection and prevention technology.
Renesas (Booth 443) will introduce its RA Family of Arm-based MCUs. Based on the ArmCortex-M, the 32-bit RA MCU family includes the RA2 Series (up to 60 MHz), the RA4 Series (up to 100 MHz), the RA6 Series (up to 200 MHz), and the dual-core RA8 Series (to be released later). They incorporate advanced security by combining Renesas’ Secure Crypto Engine IP with NIST CAVP certifications on top of the ARM v8‑M TrustZone. The MCUs are also PSA Certified Level 1, enabling developers to improve security and safety in high-performing endpoint devices. The open architecture features Amazon FreeRTOS and will add out-of-box support for ThreadX RTOS and middleware on Cortex-M23 and Cortex-M33 MCUs by early 2020.
NXP (Booth 731) will show its recently released Dual-Core GHz Crossover MCU, which the company claims is the first MCU in the industry capable of running at up to 1 GHz. The devices are based on a dual-core Arm Cortex-M architecture, featuring an -M7 core able to run at 1 GHz and -M4 core that runs at 400 MHz. These are accompanied by a 2D pixel-processing vector graphics engine and NXP EdgeLock security.