Flex Logix Works With DARPA To Develop Embedded FPGA IP For Government Projects

MOUNTAIN VIEW, CA --- The Defense Advanced Research Projects Agency (DARPA) has signed an agreement to work with Flex Logix to develop Flex Logix's EFLX embedded FPGA technology for use by any company or government agency designing integrated circuits for the US Government. As part of the agreement, Flex Logix will make available EFLX arrays in the TSMC 16FFC process node from 2.5K to 122.5K LUTs so that these companies and agencies can reconfigure RTL at any point during the design process. Having this flexibility will enable chip designers to increase performance, reduce power and lower the size/weight of their critical systems. The EFLX platform will also allow companies to customize one chip in software for numerous applications; or even upgrade the chip when already deployed in the field.

Flex Logix is already engaged with additional IC designs under this agreement with DARPA, and it also provides the software for programming the embedded FPGA. The EFLX-2.5K Logic and DSP IP cores are also available for license to any commercial customer directly from Flex Logix.

About the EFLX Embedded FPGA IP Cores

Flex Logix provides an EFLX-2.5K Logic IP core and EFLX-2.5K DSP IP core which are the building blocks for almost 50 different sized arrays. These can mix and match the logic and DSP cores to meet the needs of a wide range of applications. The EFLX-2.5K Logic IP core has 2520 LUTs, 632 inputs and 632 output and is a complete embedded FPGA. The EFLX-2.5K core can be tiled to make larger arrays as required. The EFLX-2.5K DSP core is interchangeable in EFLX arrays with the Logic IP core: the EFLX-2.5K DSP core has 40 MACs (pre-adder, 22-bit multiplier and 48-bit accumulator) which are pipelineable; the number of LUTs is 1880.

EFLX is available in two core sizes (-100 and -2.5K) today on multiple mainstream foundry processes: TSMC40ULP, TSMC28HPM/HPC and TSMC16FF+; and now is in development for TSMC16FFC as well. EFLX can also be ported to any proprietary CMOS process as well for organizations with their own fabs.

EFLX is a digital architecture for development of embedded FPGAs for integration into SoCs, ASICs and MCUs of a wide range of sizes. The EFLX arrays are programmed using VHDL or Verilog; the EFLX compiler takes the output of a synthesis tool such as Synopsys Synplify and does packing, placement, routing, timing and bitstream generation. The bitstream when loaded into the array programs it to execute the desired RTL.

More information:

Suggested Articles

One forecast from Cameron Chell: the best AI designers of the future won’t come from top universities

Survey of 30 chipmakers offers a good sign for research and development of self-driving vehicles, analyst says

Research dollars for AV are expected to remain, if slowed, especially for companies that see self-driving as a key to their success