CMOS Chipset Drives 200G/400G SR Datacom Modules

Integrated Device Technology (IDT) unveils what it is calling the industry's first integrated CMOS chipset for 56-GB/ch applications, viable for 200G/400G SR Ethernet Datacom modules. The HXT14450/HXR14450 chipset addresses the rapid migration from 100G to 400G that mega data centers are undergoing to meet the continuing rise in cloud computing. The chipset is primarily designed for 200G/400G SR Ethernet optical transceivers and active optical cables (AOCs) that are largely used in the short distance between servers and top-of-rack (TOR) switches.  The integrated CMOS chipset combines low power requirements and a compact form factor that meets all 200G/400G QSFP-DD module application requirements.


The HXT14450 is a power efficient, four channel, transmitter with a CDR and a VCSEL driver. Each channel incorporates an equalizer with both CTLE and 10 taps DFE to compensate MR channels up to more than 20-dB loss. The transmitter uses a cleanup PLL providing excellent random jitter of 200fs and Tj (total jitter with BER=10-12) of 7ps. The transmitter uses a 7-bit DAC enabling several digital powerful performance-enhancing features such as nonlinear compensation and rise/fall time correction and a 3-tap FIR de-emphasis equalizer in digital domain. Optical performance measured is less than 1dB TDECQ. 

Fierce AI Week

Register today for Fierce AI Week - a free virtual event | August 10-12

Advances in AI and Machine Learning are adding an unprecedented level of intelligence to everything through capabilities such as speech processing and image & facial recognition. An essential event for design engineers and AI professionals, Engineering AI sessions during Fierce AI Week explore some of the most innovative real-world applications today, the technological advances that are accelerating adoption of AI and Machine Learning, and what the future holds for this game-changing technology.


The HXR14450 is a best-in-class, four-channel fully integrated receiver, with TIA and CDR. Each channel can operate with just 380mW of power at full speed of 56 Gb/s, the lowest power consumption in its class. TIA with low noise, wide dynamic range, and the CDR with adaptive CTLE, and DFE give the ability of tuning the circuits to achieve very low bit error rate for a wide range of optical channels. For more details, visit IDT.

Suggested Articles

Brain Corp. reported a sharp increase in autonomous robot usage in 2Q

Nvidia DGX accelerators helped train system from 150,000 chest X-rays with inference results in less than a second

One forecast from Cameron Chell: the best AI designers of the future won’t come from top universities