Clocks First To Meet PCI Express Gen 5 Spec

Deemed a first, Silicon Labs’ latest timing solutions meet the latest generation PCI Express (PCIe) 5.0 specification with significant design margin. The Si5332 any-frequency clock family generates PCIe Gen 5 reference clocks with jitter performance of 140 fs RMS, optimizing PCIe SerDes performance while meeting the Gen 5 specification with margin. The Si5332 clocks generate any combination of PCIe and general-purpose frequencies, enabling clock tree consolidation across a broad range of applications. Silicon Labs also offers the Si522xx PCIe clock generators and Si532xx PCIe buffer families, which can provide two, four, eight, or twelve PCIe Gen 1/2/3/4/5-compliant outputs, making them suitable for clocking a wide variety of PCIe endpoints in data center applications.


Powered from 1.5V to 1.8V supply rails, the Si522xx and Si532xx devices are said to be the industry’s lowest power PCIe clocks and buffers. The Si522xx and Si532xx output drivers leverage Silicon Labs’ proven push-pull high-speed current steering logic (HCSL) technology, which eliminates the need for external termination resistors required by conventional PCIe clocks using constant-current output driver technology.

Industry Event

Sensors Expo & Conference

Register now and save with Early Bird Rates – Limited Passes Available!

North America’s can’t-miss event dedicated to sensors, connectivity, and IoT will take place this June 22-24 in San Jose, CA. Attendees can make connections, collaborate with experts & peers, get insight into emerging technology & trends, and find new approaches to evergreen challenges. Use promo code FE100 for $100 off Conference Passes.


Silicon Labs’ new clock products are fully compliant with PCIe Gen 5 Common Clock, Separate Reference No Spread (SRNS) and Separate Reference Independent Spread (SRIS) architectures. Despite PCIe Gen 5 having more stringent jitter requirements, Silicon Labs’ new products do not require discrete power supply filtering components, simplifying PCB layout while ensuring board-level noise does not degrade clock jitter performance. Board designers can seamlessly migrate existing PCIe Gen 1/2/3/4 designs with drop-in compatible Si5332, Si522xx and Si532xx clocks to easily upgrade existing designs to take advantage of faster PCIe serial interfaces.


The Silicon Labs PCI Express clock jitter tool has been updated to include the filters necessary to accurately measure PCIe Gen 5 reference clock jitter. This software greatly simplifies PCIe clock jitter measurement, ensuring the proper filters are applied as specified by the PCI-SIG Gen 1/2/3/4/5 common clock, SRNS and SRIS specifications while providing the results in an easy-to-read format. The utility is available at no charge at the Learning Center.


Samples and production quantities of the Si5332 any-frequency clock, Si522xx PCIe clocks and Si532xx PCIe buffers are available now.

  • Si5332 pricing ranges from $4.25 for the 6-output device to $4.90 for the 12-output device.
  • Si522xx pricing ranges from $1.27 for the 2-output device to $2.76 for the 12-output device.
  • Si532xx pricing ranges from $1.40 for the 4-output device to $2.10 for the 12-output device.

Three development kits are also available:

  • Si5332 any-frequency clocks:  Si5332-6EX-EVB, priced at $149.
  • Si522xx PCIe clocks: Si52204-EVB, priced at $140.
  • Si532xx PCIe buffers: Si53208-EVB, priced at $175.

Suggested Articles

Tech companies unable to generate cash will likely be out of business, clearing the market, says Siebel systems founder

Intel diversified and saw growth in 2019, unlike competitors focused heavily on memory

Technology efforts being made on a number of fronts to battle COVID-19 highlight the news for the week of March 30.