Cadence Expands Capabilities of Integrated Design and Analysis Flow for TSMC InFO Packaging Technology

SAN JOSE, CA -- Cadence Design Systems, Inc. announces new optimization capabilities within its holistic, integrated design flow for TSMC's advanced wafer-level Integrated Fan-Out (InFO) packaging technology. The integrated flow provides design and analysis capabilities and modeling of cross-die interactions for mobile and IoT applications.

The Cadence® tools in the enhanced flow include the OrbitIO™ interconnect designer, System-in-Package (SiP) Layout, Quantus™ QRC Extraction Solution, Sigrity™ XtractIM™ technology, Tempus™ Timing Signoff Solution, Physical Verification System (PVS), Voltus™-Sigrity Package Analysis, Sigrity PowerDC™ technology and Sigrity PowerSI® 3D-EM Extraction Option. With the new flow, system-on-chip (SoC) designers can:
• Quickly generate netlists among the multiple dies and InFO package in the context of the full system within a single-canvas multi-fabric environment: The OrbitIO interconnect designer efficiently handles multi-die integrations with TSMC InFO technologies to generate top-level netlists that can be directly used for subsequent design steps such as detailed electrical and timing analysis.
• Generate Standard Parasitic Exchange Format (SPEF) directly from the package design database, which greatly eases timing signoff: Rather than using a traditional methodology that requires converting the package design database of an InFO design to an IC design database to generate SPEF, Sigrity XtractIM technology automatically generates SPEF for heterogeneous InFO systems, which accelerates the timing signoff process and speeds time to market.

For more information, visit http://www.cadence.com/go/tsmcinfotech
 

Suggested Articles

Hydrogen refueling stations are limited in the U.S., restricting interest in use of fuel cell electric cars


Silicon Labs is providing the BT module needed for detecting proximity with another Maggy device

Test automation won't fix everything, but can help, according to an automation engineer. Here are five problems to avoi to improve chances of success